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Abstract—One of the main objectives of the data computing
and memory industry is to keep and ever accelerate the increase
of component density reached in nowadays integrated circuits in
future technologies based on ultimate CMOS and new emerging
research devices. The worldwide-accepted predictions with these
technologies indicate a remarkable reduction of the components
quality, because of the manufacturing process complexity and
the erratic behavior of devices, causing a drop in the system
reliability if we maintain the same design rules than today.
Together with the introduction of new devices, new architectural
design paradigms have to be included. Fault tolerant techniques
are considered necessary and relevant in this scenario. In this
paper we present a Fault-Tolerant Nanoscale architecture based
on the implementation of logic systems with averaging cells linear
threshold gates (AC-LTG). The sensitivity of the gates in relation
with manufacturing and environment deviation is investigated
and compared with the well known NAND multiplexing concept,
showing that the AC-LTG is a valuable alternative in specific
nanoscale conditions.
Index Terms—NAND multiplexing, Averaging Cell, Linear
Threshold Gate, Fault Tolerance, Reliability, Nanotechnology
I. INTRODUCTION
THE successful development in semiconductor industryduring the last decades has led to the production of
increasingly smaller devices reaching as a consequence very
high densities of device integration. Current microprocessors
have more than 109 transistors with feature sizes around
32nm. This fast trend of evolution is expected to continue
in the coming years thanks to the emergence of new devices
that promise major advantages over the latest generations
of CMOS technology. Smaller devices which consume less
power and provide higher performance capabilities. Some
of the most representative candidates are carbon nanotubes
(CNT), nanowire, single electron tunneling (SET) and resistive
switching devices [1]. Along with these important advantages,
new emerging devices as well as ultimate CMOS generations
are expected to have associated higher levels of variability and
ratios of defective devices. As a consequence, consideration
of system reliability in nanoscale digital implementations is
becoming a major concern at present.
One of the first proposals to build reliable systems from
unreliable components was the Von Neumann’s NAND mul-
tiplexing technique [2]. Since its publication, in 1950’s, many
different alternative techniques based on redundancy have
appeared. Some of them provide better performance at lower
levels of device reliability [3]. Others, despite being much
more difficult to implement and only useful for permanent
failures, achieve better performance regardless of the fail-
ure rate [4]. Notwithstanding all these contributions, NAND
multiplexing has been an accepted benchmark for reliability
comparison between fault-tolerant techniques. It shows some
advantages when considering possible trade-off.
In this paper we suggest a new fault-tolerant architecture
based on redundancy. Our proposal combines the concepts of
Averaging Cell (AC) [5] and Linear Threshold Gate (LTG) [6].
Both configurations share the same structure of weighting
average followed by a threshold operation, as a result, the
extension of LTGs with the AC takes full advantage of its
natural capabilities and does not require additional effort in
design stages.
Section II analyzes the performance of this new approach in
terms of mitigation of variability. In section III we compare the
new proposed fault-tolerant architecture with the well known
NAND multiplexing technique. Finally, some conclusions are
drawn from the obtained results.
II. REDUNDANT LINEAR THRESHOLD GATES
The AC-LTG combination has already been proposed as a
way to implement fault-tolerant computing architectures [7].
This strategy is revisited in this paper with a detailed study of
its tolerance in front of many sources of variability.
A. AC-LTG Mathematical Model
Every logical operation implemented by an AC-LTG can be
expressed by the following equations:
yˆ = sign
(
M∑
i=1
wixi − T
)
(1)
xi =
N∑
j=1
cjx
j
i ∀i ∈ (1 . . .M) (2)
Where M is the number of binary variables xi composing
the Boolean function, N is the number of available replicas
of each input and T (= t · V ) is the threshold decision level.
Weights W = (w1, w2, . . . , wM ) define the specific synthe-
sized Boolean function whereas cj implement the average of
each input bundle (usually cj = 1/N , ∀j ∈ (1 . . . N)).
2Figure 1 shows the generic scheme of a M -input AC-LTG
with redundancy level N .
Fig. 1. Schematic of a general M -input AC-LTG with redundancy level N
Each input xi, ∀i ∈ (1 . . .M), comes from the average of
N error-prone physical replicas xji , ∀j ∈ (1 . . . N), which
represent the ideal binary variable x∗i ∈ (0, V ). Logic values
0 and 1 are physically represented by voltage levels 0 and V
respectively.
Variability in the input voltage levels xji comes from drift
sources such as internal noise, device parameter deviations and
physical defects. These fluctuations are modeled in this paper
with a variable ηi normally distributed fηi(ηi) ∼ N(0, σηi):
xji = x
∗
i + ηi (3)
Therefore, by the properties of the normal distribution and
considering homogeneous variability, each input xi is normally
distributed with parameters µxi = x
∗
i and σxi = σηi/
√
N .
Each averaged input xi is associated with a weight wi
controlling its impact on the final average y′. Many different
Boolean functions can be synthesized adjusting the configu-
ration of weights. Finally, a threshold operation is performed
with an equivalent decision level T . At the output the restored
binary value yˆ is obtained.
B. N-redundant 2-input NAND AC-LTG
In order to study the effects of variability in the AC-
LTG architecture we consider in this subsection a simple
case: the N-redundant 2-input NAND AC-LTG. All reasonings
developed for this particular case are easily transportable to the
AC-LTG versions of AND, OR and NOR gates by redefining
the threshold level or inverting the weights configuration.
From the literature [8] we extract an optimized configuration
of weights W ∗ = (w∗1 , w
∗
2) and threshold t
∗ for a 2-input
NAND AC-LTG.
w∗1 = w
∗
2 = −18 t∗ = −25 (T ∗ = −25V ) (4)
This configuration has been optimized, although with lim-
ited precision, to tolerate the maximum possible level of
manufacturing inaccuracy. This tolerant capability is measured
as the maximum deviation dmax that can affect the weights and
threshold (∆w1 = |w1−w∗1 |, ∆w2 = |w2−w∗2 |, ∆t = |t−t∗|)
before affecting the synthesized Boolean function. In our
particular case the robustness parameter is dmax = 3.5, for
this reason, the following condition must always hold:
max(∆w1,∆w2,∆t) ≤ dmax = 3.5 (5)
Fig. 2. Schematic of N-redundant 2-input NAND AC-LTG with optimized
precision-limited configuration of weights and threshold robust to manufac-
turing inaccuracies (W = (−18,−18), T = −25V )
The generic configuration of a 2-input AC-LTG, like the
previous one, is W = (w1, w2) and T = t · V . We compute
for the generic implementation the probability of producing an
erroneous output given the NAND Boolean function to synthe-
size and the four possible input combinations {00, 01, 10, 11}.
Averaging these expressions assuming same probability of
each input combination the following expression for the output
gate error probability Pe is obtained:
Pe =
1
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(6)
We observe that weights W = (w1, w2), and threshold
parameter t do not depend on any re-scaling factor. They can
be normalized and no change is produced in the resulting error
probability Pe. Applying this observation we define here the
normalized weights Wn = (wn1 , w
n
2 ) in order to reduce the
number of variables involved in the Pe expression:
3wn1 ≡ w1/|t|
wn2 ≡ w2/|t|
tn ≡ t/|t| = −1
Before introducing this change into equation (6) we present
another definition in order to reorganize and normalize the
remaining intervening terms, converting them into unitless
parameters. It refers to the input standard deviations σx1 , σx2 ,
the drift in the threshold level σt, the voltage V and the
redundancy N :
σn1 ≡ ση1/Nσt
σn2 ≡ ση2/Nσt
V n ≡ V/σt
Applying all the above definitions, equation (6) yields:
Pe =
1
8
(
1 + erf
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(1− wn1 − wn2 )V n√
2((wn1 σ
n
1 )
2 + (wn2 σ
n
2 )
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(7)
This expression of Pe (7) allows us to study in detail the
effects of variability due to input drift sources (ση1 , ση2 ), drift
in the threshold decision level (σt) and deviation in weights
and threshold assignment (∆w1, ∆w2, ∆t). It also provides
us a way to study how much the impact of this effects can
be diminished by increasing the level of redundancy N or the
voltage V .
• Ideal Case (Null variability):
Figure 3 depicts the Pe color map in the plane of nor-
malized weights for the ideal case. Cool colors represent
low probabilities while hot high probabilities.
In this ideal case, with null variability, there is a region
in the Wn-plane where the error probability Pe is null
(the blue triangle). With small red marker the position of
the previously referred configuration is shown (See (4),
W = (−18,−18), t = −25⇒Wn = (0.72, 0.72)). This
configuration is robust to small displacements in the Wn-
plane since it has been designed to withstand deviations
in weights and threshold assignment.
• Non-Ideal Symmetric Case:
When variability is introduced in the input variables ση1 ,
ση2 as well as in the threshold value σt, the shape of the
Pe color map deforms as shown in Figure 4.
It is observed in this case that the optimal configuration
previously presented (small red marker) is not necessarily
the configuration with lower probability of error Pe (small
Fig. 3. Pe color map of N-redundant 2-input NAND AC-LTG with null vari-
ability (ση1 = ση2 = σt = 0). In small red marker the optimized precision-
limited configuration W = (−18,−18), t = −25 (Wn = (0.72, 0.72))
Fig. 4. Pe color map of 10-redundant 2-input NAND AC-LTG with
variability parameters (ση1 = ση2 = σt = 0.1V ). In small red marker
the optimized precision-limited configuration W = (−18,−18), t = −25
(Wn = (0.72, 0.72)) and in small white cross the configuration with lower
probability of error Pe
white cross) as shown in Figure 4. Optimizing weights
considering only deviation in the weights assignment
produces optimal solutions slightly different from the
ones obtained when considering only variability sources.
• Non-Ideal and Non-Symmetric Case:
We consider here different levels of variability depending
on the input in order to model the effect of degradation,
which affects randomly different parts of the system. Fig-
ure 5 shows an example, only high levels of asymmetry
have significant impact on the optimal configuration.
C. Numeric results
Figure 6 depicts the impact of redundancy level N in a typ-
ical case with variability parameters ση1 = ση2 = σt = 0.1V
4Fig. 5. Pe color map of 10-redundant 2-input NAND AC-LTG with
variability parameters (ση1 = σt = 0.1V , ση2 = 2V ). In small red marker
the optimized precision-limited configuration W = (−18,−18), t = −25
(Wn = (0.72, 0.72)) and in small white cross the configuration with lower
probability of error Pe
and different levels of deviation in the assignment of weights
and threshold d ≥ max(∆w1,∆w2,∆t). The shown results
correspond to the worst case obtained within the respective
range of deviation. In this simulation, deviation d has been
configured to sweep levels from 0% to 40% of the maximum
admissible dmax (Remember dmax = 3.5 (5)).
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Fig. 6. Probability of error Pe versus redundancy level N at differ-
ent levels of deviation in the assignment of weights and threshold d ≥
max(∆w1,∆w2,∆t). Case with variability parameters ση1 = ση2 = σt =
0.1V
Figure 7 shows the effect produced on the probability of
error Pe versus the redundancy N at different levels of ho-
mogeneous variability ση1 = ση2 = σt. A great improvement
from N = 1 to 10 is observed. Input levels of variability are
extracted from the previsions of ITRS 2009 [1].
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Fig. 7. Probability of error Pe versus redundancy level N at different levels
of homogeneous variability ση1 = ση2 = σt and null deviation in weights
and threshold assignment d = 0
III. RELIABILITY COMPARISON OF NAND AC-LTG
VERSUS NAND MULTIPLEXING
In this section we make a comparison between the pre-
sented architecture and the well known NAND multiplexing
technique. Both designs tolerate variability and faulty behavior
of its compounding devices by means of redundancy.
A. NAND multiplexing topology
There are many studies on the NAND multiplexing architec-
ture. Therefore, a set of useful formulations of its performance
have been provided. They allow us to analyze it and have
a clear view of its capabilities. We take advantage of these
contributions to guide our discussion [9].
Figure 8 presents the general topology of a NAND multi-
plexing unit. It consists of a first stage performing the NAND
operation and a second stage to restore the output value.
Restoration is implemented with two NAND operations in
series and intercalated randomizing blocks (U). This restoring
unit can be replicated as many times as necessary to improve
reliability level although this implies an additional increase in
overhead.
Fig. 8. Schematic of a NAND multiplexing architecture
5Parameters usually used to formulate the NAND multiplex-
ing characteristics are:
• N , the number of redundant inputs and outputs,
• δ, the ratio between the faulty input lines and the total
number of lines N ,
• , the probability of a device producing a faulty output
• and n, the number of restoring stages added at the output
(the NAND multiplexing scheme of Figure 8 has n = 1).
B. Parameter Equivalences
In order to compare both techniques, NAND AC-LTG and
NAND multiplexing, some equivalences between characteris-
tic parameters must be established. Some of them are direct,
like the level of redundancy N , but others, like  and δ, require
a more detailed analysis.
• Redundancy N and number of restoring stages n:
We add N threshold operations in parallel at the output of
AC-LTG architecture so as to have the same topology in
both fault-tolerant techniques: N redundant inputs and N
redundant outputs. Figure 9 presents the general scheme
of the NAND AC-LTG considered in this section. It
is remarkable that the effective number of devices of
both architectures differ linearly from each other with
the number of restoring stages n (See Table I). NAND
multiplexing requires more devices than NAND AC-LTG
for the same redundancy N .
Fig. 9. Schematic of a NAND AC-LTG with N redundant inputs and outputs
TABLE I
NUMBER OF DEVICES VERSUS LEVEL OF REDUNDANCY FOR NAND
MULTIPLEXING AND AC-LTG
Architecture Redundancy level Number of devices
NAND multiplexing (N , n) N · (1 + 2n)
AC-LTG N N
• Ratio of faulty input lines δ:
δ parameter from NAND multiplexing is directly related
with the input level of variability in AC-LTG, which is
expressed by ση1 and ση2 . Parameter δ expresses the
probability of an input line being faulty. It corresponds
to the probability of a given level of input variability ση
deviating the correct value more than V/2. This relation
is expressed by equation (8).
δ =
1
2
1− erf
 V/2√
2σ2η
 (8)
• Ratio of faulty operations per device :
NAND multiplexing parameter  is related with the
remaining AC-LTG variability parameters: drift in the
threshold level σt and deviation level in weights and
threshold assignment d. All of them concern to device
faulty behavior. Given a certain deviation d, drift in
threshold level σt must complete the level of variability
expressed by . Equation (9) manifests this relation.
 =
1
2
(
1− erf
(
(dmax − d)V√
2t2σ2t
))
(9)
C. Comparison Results
The above relations along with the presented formulation of
NAND multiplexing architecture allow us to make a reliability
comparison.
Given a logic input X1 = 1, X2 = 1, the worst case, having
10% of errors in the input bundle (δ = 0.1), the probability
of having less than 10% of errors in the output bundle is
computed for both strategies. Results for redundancy level
N = 10 and n = 7 are depicted in Figure 10. We have picked
these parameters because they imply a good performance in
both strategies and do not require too high redundancy.
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Fig. 10. Reliability comparison between NAND multiplexing with redun-
dancy N = 10 and number of restoring stages n = 7 and NAND AC-LTG
with redundancy N = 10 and different levels of inaccuracy in weights and
threshold assignment d
We can see in Figure 10 that AC-LTG have better perfor-
mance against device failure rate than NAND multiplexing
provided that deviation levels in weights and threshold as-
signment d are lower than 60% of the maximum admissible
dmax. Given a restriction for the probability of having less
than 10% of errors in the output bundle, it is easy to see how
NAND AC-LTG improves NAND multiplexing performance.
For example, imposing Pr(Pe < 10%) > 90% implies having
 < 10−2.75 for the NAND multiplexing technique while
 < 10−0.60 for the NAND AC-LTG with deviation level in
weights and threshold assignment of d = 40% of dmax.
6IV. CONCLUSIONS
The combination of Averaging Cell with Threshold Logic
Gates AC-LTG provides a way to perform reliable computing
in spite of the inherent unreliability of the compounding
devices. This architecture exhibits a good performance at mod-
erate levels of redundancy (N = 10) against different sources
of variability considered in this paper, such as drift in the input
signals and deviation in the LTG parameters. AC-LTG has
been compared with NAND multiplexing technique through
some established relations between characteristic parameters.
It is concluded that under moderate levels of manufacturing
inaccuracies the improvement in tolerance to faulty device
behavior is two orders of magnitude in AC-LTG versus NAND
multiplexing.
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